Japan Patent Office Public Patent Disclosure Bulletin

Public Patent Bulletin Disclosure No.: S63-244389

Public Patent Bulletin Disclosure Date: October 11, 1988

Request for Examination: Not yet made

Number of Inventions: 1

Total Pages: 5

Int.CI. Identification Code Internal File Nos. G11C 11/34 325 J-8522-5B U-8522-5B U-8624-5F

Title of Invention: Semiconductor memory device

Patent Application Number: 62-76173

Patent Application Date: March 31, 1987

Inventor: Horiguchi Fumio

Toshiba Research Center, Komuki Toshiba-cho 1-banchi, Saiwai-cho,

Kawasaki-shi, Kanagawa-ken, Japan

Applicant: Toshiba, Ltd., Horikawa-cho 72-

banchi, Saiwai-cho, Kawasaki-shi,

Kanagawa-ken, Japan

Agent: Suzue, Takehiko and 2 others

SEMICONDUCTOR MEMORY DEVICE

What Is Claimed Is:

- 1. A semiconductor memory device with sync oscillation circuitry and memory circuitry integrated on the same semiconductor chip, wherein said sync oscillation circuitry produces a wavelength that is an even multiple of an external control signal, synchronized with that signal, and wherein said memory circuitry controls at least one of either data reading or writing operations by synchronizing with the output signal from said sync oscillation circuitry.
- 2. The semiconductor memory device according to Claim 1, wherein logical arithmetic circuitry is provided on the chip that is equipped with said sync oscillation circuitry and memory circuitry, with said logical arithmetic circuitry performing logical arithmetic operations on data read from said memory circuitry synchronized with the output signal from said sync oscillation circuitry.
- 3. The semiconductor memory device according to Claim 1, wherein said memory circuitry consists of dynamic-type memory with multiple integrated single-transistor/single-capacitor memory cells.
- 4. The semiconductor memory device according to Claim 1, wherein said memory circuitry continuously performs at least one of either data reading or writing operations by synchronizing with the output signal from said sync oscillation circuitry.

BACKGROUND OF THE INVENTION PURPOSE

1. Field of the Invention

This invention pertains to a semiconductor memory device. In particular, it pertains to semiconductor memory device with improvements to the memory circuit input and output means.

2. Description of the Related Art

The capacity of MOS-type semiconductor integrated circuits, especially that of dynamic RAM (dRAM) has been quadrupling every three years. Recently 1M-bit dRAM has gone into commercial use, and the 1986 ISSCC featured a number of papers on 4M-bit dRAM. These products are likely to be on the market soon.

As dRAM capacity increases, there are increasing developments more advanced functionality, including multi-bit I/O and diversification of operating modes. In particular, operating modes such as page mode, nibble mode and static column mode are enabling access at speeds that rival static RAM, since they are able to carry out read and write operations on data from multiple memory cells connected to selected word lines. These operating modes make it possible to serially input and output data, which greatly increases computer performance as a result, while also contributing to image quality enhancement in image memory applications.

Typically, cache memory is placed between the computer's main memory device and the central processing unit (CPU) in order to increase the operating speed of data exchange, which is often performed in fixed-length data block units. In addition, in order to increase memory throughput, an "interleaved" system configuration is applied in memory card groups that comprise the main memory device are divided into multiple banks with continuous addressing assigned to carry out parallel processing.

This configuration is designed to shorten average memory cycling time.

If the same sort of thing can be done within a chip, it would be possible to perform continuous serial access at high speeds. In other words, if the initial first bit takes row address A_R produced by RAS and then takes column address AC with timing from CAS, as shown in Fig. 6, then it is possible to write or read data at the specified address and then to write or read the data again synchronized with the CAS toggle signal without specifying an address.

However, the following problem arises when attempting to further accelerate operation. When an external control signal is applied to chip internal circuitry (memory circuitry), as shown in Fig. 7, the external control signal is input into pad 71 and then input into the memory circuitry via input holding circuit 72, which includes a time constant CR. As a result, CAS and other external control signals input into the memory circuitry are delayed by the time constant CR in input holding circuit 72. Consequently, after passing through input holding circuit 72, the waveform deteriorates, and those that had an amplitude of 5V shrink to under 1V, even when an input signal is input with a sudden rise property or with high wavelength. As a result, the internal circuitry ceases to respond.

Said CR time constant τ is typically set to around 3 nsec, with R = $3 \mathrm{K} \Omega$ and C = 1pF. When the input frequency rises above 100 MHz, this corresponds to 1/3 or more of the 10 nsec cycle. In response to such a high frequency CAS signal, the amplitude of the effective CAS input signal applied to the internal circuitry declines as described above, and the system ceases to operate normally. If the input holding circuit time constant were reduced, the system could respond to higher frequencies,

but the time constant cannot be reduced because it would raise the static electric resistance on the input pins.

SUMMARY OF THE INVENTION

In the past, when RAS, CAS or other external control signals were set to high frequencies in order to perform high-speed dRAM serial access, the CR time constant in the input holding circuit caused the waveform to deteriorate, and the internal circuitry ceased responding as a result, which is a problem. Thus, the input holding circuit CR time constant imposed a limit on high-speed serial access, which made it difficult to achieve sufficient speed increases.

This invention takes the foregoing circumstances into account. Its objective is to provide a semiconductor integrated circuit device capable of setting CAS, RAS and other dynamic RAM internal control signals to high frequencies irrespective of the input holding circuit CR time constant on the chip, and thereby to realize high-speed operation.

COMPOSITION OF THE INVENTION MEANS OF SOLVING THE PROBLEM

The essence of this invention is to perform read and write operations on data in memory circuits using a signal, based on an external control signal, that is generated within the chip, is synchronized with the external control signal, and has a frequency that is an even multiple of that of the external control signal.

In other words, it is a semiconductor integrated circuit device that integrates sync oscillation circuitry and memory circuitry on the same semiconductor chip, with said sync

oscillation circuitry generating frequencies of an even number multiple of the external control signal, synchronized with said external control signal. In addition, the device is designed to control at least one or the other of the read and write operations performed on data in said memory circuitry synchronized with the output signal of said sync oscillation circuitry.

OPERATION OF THE INVENTION

With this invention, the inclusion of sync oscillation circuitry on the chip makes it possible to avoid degradation of the waveform in the input module when high-frequency signals are input from outside. As a result, it is possible to easily apply high-frequency signals to the memory circuitry. Moreover, since the oscillation circuitry output signals are synchronized with the external control signals, there is no problem with mistiming of memory circuitry signals when receiving or sending them externally.

EMBODIMENT OF THE INVENTION

An embodiment of this invention will be described below in reference to detailed drawings.

Fig. 1 presents an overall configuration diagram showing a semiconductor integrated circuit device that is the subject of an embodiment of this invention. 11 in the drawing is a sync oscillation circuit that generates a signal synchronized with an external control signal and having a frequency double that of said signal. 12 is a memory circuit that controls date write and read operations synchronized with the output signal from this circuit 11. These circuits 11 and 12 are formed within the same

semiconductor chip 10. RAS is input into memory circuit 12, while CAS is input into memory circuit 12 via sync oscillation circuit 11. An input holding circuit (not shown) is placed between these circuits 11 and 12 and the input pad, as shown in said Fig. 7. In addition, memory circuit 12 consists of, for example, dRAM comprising single-transistor/single capacitor memory cells.

As shown in Fig. 2, sync oscillation circuit 11 comprises oscillation circuit 21 and frequency multiple generation circuit 22. Oscillation circuit 21 returns 2-level inverter output to the input side via a condenser. It outputs, for example, a 200 MHz oscillation frequency signal and supplies it to frequency multiple generation circuit 22 as clock ϕ . Frequency multiple generation circuit 22 inputs output signal ϕ from oscillation circuit 21 and a CAS signal (f_1) and outputs a signal $(2f_1)$ with double the frequency. The specific configuration is shown in Fig. 3. In other words, it comprises a combination of two D-flip-flops (abbreviated as DFF hereinafter) 31 and 32 and an inclusive OR gate 33.

Here, the operation of frequency multiple generation circuit 22 will be described in reference to the timing chart in Fig. 4. When the CAS or other signal (f_1) is input to input terminal 1n of DFF31, clock ϕ delays output signal Q_1 of DFF31, while output signal Q_2 of DFF32 delays signal Q_1 for one cycle of clock ϕ . Consequently, provided that the frequency of clock ϕ is set sufficiently higher than the signal frequency (f_1) applied to input terminal 1n, it is possible to obtain an output signal $(2f_1)$ with double the frequency of the input signal by taking the inclusive OR of Q_1 and Q_2 . Similarly, by applying this operation for multiple increments, it is possible to obtain a waveform with a frequency multiple of 2^n .

The operation of this device so configured will be explained in reference to the timing chart in Fig. 5.

Row address A_R is obtained based on the RAS drop edge. Memory circuit 12 word line selection is performed, after which column address A_C is obtained based on the CAS drop edge. This specifies the start location for serial access. Thereafter, internal multiple frequency CAS2 signal is created synchronized with CAS toggle by said frequency multiple generation circuit 11 [sic]. Data sensing and output is performed synchronized with the foregoing, and as a result, the output signal is output synchronized with double the frequency of CAS.

Consequently, signal CAS2, which has a frequency double that of the CAS that was input to chip 10, is input to memory circuit 12, which performs high-speed data reading. In addition, in this instance, it becomes possible to activate the chip internal components using high-frequency control signals that chip 10 could not receive. Moreover, it becomes possible to synchronize at low frequency with external sources while synchronizing with the frequency operating internally. This makes it possible to install an input holding circuit with a comparatively large time constant in the external control signal input circuitry. Therefore, it becomes possible to synchronize internal high-frequency signals with external low-frequency control signals while elevating static electric resistance on the input pins, thereby enabling high-speed memory access operations.

This invention is not limited to the embodiment described heretofore. In the embodiment, only memory data reading operations are synchronized with the output signal from the sync oscillation circuit. However, it is possible to perform the same operation with data writing. In this instance, the chip may be equipped with buffer memory to store data to be written as a

preliminary stage in high-speed access. In addition, when using data written or read at high speed within the chip to perform multiplication, addition or other logical arithmetic operations, there is no need to synchronize data I/O with the output signal of the sync oscillation circuit. Data processing within the chip may be completed synchronized with the output signal of the sync oscillation circuit, with only the data processing result transmitted outside the chip. This makes it possible to achieve high-speed operation in which operations run a low speeds outside the chip but within the chip synchronized at frequencies that are even multiples of the outside signals. In this instance, logical arithmetic circuitry may be place on the same chip as memory circuitry, etc.

In addition, a sync oscillation circuit was shown that outputs a signal with double the frequency, but this invention is not limited to double only. Any even multiple is acceptable. Furthermore, the configuration of the sync oscillation circuit is not limited to those shown in Fig. 2 and Fig. 3. Appropriate changes may be made according to design specifications. Similarly, memory circuitry is not limited to single-transistor/single- capacitor dRAM. Various types of memory may be used. Aside from these, various changes can be implemented so long as they fall within the scope of the intent of this invention.

BENEFITS OF THE INVENTION

As described above, under this invention, a signal is generated within the chip synchronized with an external control signal and having a frequency that is an even multiple of that external control signal, based upon which memory circuit data read and write operations are controlled. As a result, it is

possible to realize high-speed memory circuit operation unrelated to the CR time constant, etc., of the input holding circuit on the chip.

Brief Explanation of Drawings

Fig. 1 shows an overall configuration of a semiconductor integrated circuit device that is the subject of an embodiment of this invention. Fig. 2 shows a circuit configuration diagram for a specific configuration for the sync oscillation circuit. Fig. 3 shows a circuit configuration diagram for a specific configuration of the frequency multiple generation circuit. Fig. 4 shows a timing chart describing the operation of the frequency multiple generation circuit. Fig. 5 shows a timing chart describing the operation of the device in the embodiment. Fig. 6 shows a timing chart describing the operation of devices in prior art. Fig. 7 shows a circuit configuration diagram describing problem issues in prior art.

- 10 Semiconductor chip
- 11 Frequency multiple generation circuit
- 12 Memory circuit
- 21 Oscillation circuit
- 22 Frequency multiple generation circuit
- 31, 32 D-flip-flops
- 33 Inclusive OR gate

Agent for Applicant: Suzue Takehiko

- Fig. 1
- 11 Sync oscillation circuit
- 12 Memory circuit
- Fig. 2
- 22 Frequency multiple generation circuit
- Fig. 3
- Fig. 4
- Fig. 5
- Fig. 6
- Fig. 7

Signal applied to internal circuitry

昭63-244389 ⑩ 公 開 特 許 公 報 (A)

@Int_Cl.4

識別記号

④公開 昭和63年(1988)10月11日

G 11 C -11/34

H 01 L 27/10

J -8522-5B U -8522-5B $\tilde{V} - 8624 - 5\tilde{F}$

庁内整理番号

審査請求 未請求 発明の数 1 (全5頁)

69発明の名称

3 2 5 半導体集積回路装置

> 願 昭62-76173 ②特

願 昭62(1987)3月31日 29出

73発・ 明 文 神奈川県川崎市幸区小向東芝町1番地 株式会社東芝総合

研究所内

株式会社東芝 願人 勿出

神奈川県川崎市幸区堀川町72番地

弁理士 鈴江 武彦 20代 理

外2名

1. 発明の名称

半導体聚積回路装置

2. 特許額求の範囲

周ー半導体チップ上に周期発振回路とメモリ 回路を集積してなる半導体集積回路装置であって、 前記周期発振回路は外部制御信号に同期して該信 号の整数倍の周波数を発振するものであり、前配 メモリ回路はそのデータの使出し及び自込みの少 なくとも一方を前記同期発振回路の出力信号に周 **削して制御するものであることを特徴とする半導** 体集積回路装置。

前記周期発振回路及びメモリ回路を備えたチ ップ上に論理演算回路が設けられており、この論 理演算回路は前記周期発振回路の出力信号に周期 して前記メモリ回路から読出されたデータの論理 演算を行うものであることを特徴とする特許請求 の範囲第1項記載の半導体集積回路装置。

(3) 前記メモリ回路は、1トランジスタ/1キャ パシタからなるメモリセルを複数個集積してなる ダイナミック型メモリであることを特徴とする特 許請求の範囲第1項記載の半導体集積回路装置。 前配メモリ回路は、データの統出し及び書込 みの少なくとも一方を前記周期発振回路の出力低 **身に周期して連続的に行うものであることを特徴** とする特許請求の範囲第1項記載の半導体集積回 路装置。

3、発明の詳細な説明

[発明の目的]

(産業上の利用分野)

太発明は、半導体集積回路装置に係わり、特 にメモリ回路の入出力手段の改良をはかった半導 体集積回路装置に関する。

(従来の技術)

MOS型半導体メモリのうち特にダイナミッ クRAM (dRAM) は、その容量が4倍/3年 の割合いで増加の一途を辿って来た。最近、 1 M ヒット ol RAMが実用段階に入り、1986年の ISSCCでは4MピットdRAMの発表がいく つかなされ、その商品化も近い。

コンピュータの主記憶装置と中央演算装置 (C P U) との間には通常、そのデータ交換の動作速で速めるために超衝装器(キャッシュメ情報プロック単位で行うことが多い。また、メモを報のスループットを上げるために、主記憶装置を構りのよるメモリカード群を複数のパンクに分切りを行うに運続したアドレスを割付けて並列処理を行わせる"インターリーブ"と呼ばれるシステム構成

い は高周波の入力信号を入れても、入力保護回路 7 2を迫った後には波形がなまり、振幅も5 V あったものが 1 V 以下と小さくなり、内部回路が応答しなくなる。

上記CRの時定数では、通常R=3KΩ、C=10Fとしてで 3 nsec程度に設定されており、入力周波数100MHz以上となると、このの別上に相当するようになる。このように高い周波数のCAS信号に対しては最大の場合の最低が減少し、正常動作をしなくなる。はほのように開始が減少し、正常動作をしない、は日間である。より高周波まで応答できるが、入力ピンの静電耐圧を上げるためには時定数を小さくできない。

(発明が解決しようとする関頭点)

このように従来、 d R A M の高速シリアルアクセスを行うために R A S . C A S 等の外部制御信号を高周波にすると、入力保護回路の C R 時定数等により波形がなまり、その結果内部回路が応答しなくなる問題があった。このため、 d R A M

上の工夫を施して平均メモリサイクル時間の短縮 をはかっている。

これと同様のことをチップ内で行えば、高さでで連続的にシリアルアクセスを可能とすることという。 第6回に示すように、最初のみのように、最もないのでかったのかが、これによって指定した、アドには、のデータを超込みないは洗出したアドに同期してデータの歯込み及び洗出しが可能である。

しかしながら、さらに高速に動作をさせようとすると次のような問題が生じる。即ち、半導体チップ内の内部回路(メモリ回路)に外部制御信号はパッド71に入力され、CRの時定数を含む入力保護回路72を介してメモリ回路に入力される。このため、メモリ回路に入力されるCAS等の外部制御信号は入力保護回路72のCR時定数により遅れる。従って、急峻な立上がり特性を持つ或

の高速シリアルアクセスを行うには、入力保護回路のCR時定数等による限界があり、十分な高速化を行うことは困難であった。

本発明は上記事情を考慮してなされたもので、 その目的とするところは、チップ内部の入力保護 四路のCR時定数等に関係なく、CAS、RAS 等のダイナミックRAMの内部制御倡身を高い局 被数にすることができ、高速動作の実現を可能と した半導体集積回路装置を提供することにある。

[発明の構成]

(問題点を解決するための手段)

本発明の骨子は、外部制御信号に同期してチップ内部で外部制御信号の監数倍の周波数の信号を生成し、この信号に基づいてメモリ回路のデータ雑出し及びデータ事込み等を行うことにある。

即ち本発明は、同一半導体チップ上に同期発援回路とメモリ回路を集積してなる半導体集積回路 装置であって、前記同期発援回路により外部制御 信号に同期して該信号の整数倍の周波数を発援させると共に、前記メモリ回路のデータの読出し及

(作用)

本発明によれば、チップ内に同期発振回路を設けることにより、外部から高周波信号を入力する場合の入力部での波形のなまりを避けることができ、これによりメモリ回路に容易に高周波信号を印加することができる。しかも、発振回路の出力信号を外部に取出す際に不都合が生じる等の問題もない。

(実施例)

以下、本発明の詳細を図示の実施例によって 説明する。

第1 図は本発明の一実施例に係わる半導体集積 回路装置を示す風略概成図である。図中 1 1 は外部 割間信号に同期して該信号の 2 倍の周波数の信 号を発掘する同期発振回路、 1 2 はこの回路 1 1 の出力信号に同期してデータの銃出し及び組込み

る。即ち、2個のDフリップフロップ(以下

を制御するメモリ回路であり、これらの回路11.1 2 は同一半導体チップ10内に形成されている。なお、RASはメモリ回路12に入力され、CASは同別発掘回路11を介してメモリ回路11.12と入力パッドとの間には前記第7図のような入力保護回路12は、例えば1トランジスタ/1キャパシタからメモリセルを構成したdRAMである。

DFFと略記する)31、32とイクスクルーシ プロスゲート33との租合わせで構成されている。 ここで、倍周波発生回路22の動作について、 第4図のタイミングチャートを套照して説明する。 DFF31の入力増InにCAS等の信号(「1) が入力されると、DFF31の出力信号Q」は上 記信号をクロック中により遅延したものとなり、 DFF32の出力信号Q2 は信号Q1 をクロック すの1周期分遅延したものとなる。従って、入力 端!n.に加わる信号の周波数(fi)よりもクロ ックφの周波数を十分高くしておけば、Qı。 Q;のイクスクルーシプORをとることにより、 入力信号の2倍の周波数の出力信号(21)を 得ることができる。これと周様に、多数回この操 作を加えれば、2~倍の倍周波の波形が得られる。 このように構成された本装置の動作について、

第5図のタイミングチャートを参照して説明する。

RASの立下りエッジによりロウアドレスAR

を取込み、メモリ回路12のワード線の選択を行

い、その後 C A S の立下りエッジによりカラムアドレスA c を取込み、これによりシリアルアクセスの先駆番地を指定する。その後、前記倍周波発生回路11により C A S のトグルに同期した内部倍周波 C A S 2 信号を作成し、これに同期してデータのセンス、出力を行うことにより、出力信号が C A S の 2 倍に同期して出力されることになる。

 を実現することができる。

なお、本発明は上述した実施例に限定されるも のではない。実施例ではメモリのデータ挽出しの みを同期発掘回路の出力信号に同期して行ったが、 データ書込みも同様にして行うことができる。こ の場合、チップ内にパッファメモリを設けておき、 高速アクセスする前段階として予め

曲込むべきデ ータをパッファメモリに格納すればよい。また、 チップ内部で高速に貫込み、読出されたデータを 用いて掛算。足算等の論理演算を行う場合には、 同期発掘回路の出力信号に同期してデータをチッ プ外に入出力する必要はなく、周期発振回路の出 力循号に同期してチップ内部でデータの処理を完 了し、そのデータの処理結果のみをチップ外に転 送すればよい。これにより、チップ外では遅い周 波数で動作し、チップ内部ではこれより整数倍の 周波数で周期して動作すると云う高速動作を実現 することができる。この場合、論理演算回路をメ モリ回路等と向ーチップに設ければよい。

また、同朋発振回路としては外部制御信身の2

回路の具体的機成を示す回路機成図、第3図は倍周波発生回路の具体的構成を示す回路構成図、第4図は倍周波発生回路の動作を説明するためのタイミングチャート、第5図は実施例装置の動作を説明するためのタイミングチャート、第7図は従来の問題点を説明するための回路

10…半導体チップ、11…倍周波発生回路、 12…メモリ回路、21…発振回路、22…倍周 波発生回路、31、32…Dフリップフロップ、 33…イクスクルーシプORゲート。


出顺人代理人 弁理士 鈴江武彦


[発明の効果]

以上詳述したように本発明によれば、外部制御信号に同期してチップ内部で外部制御信号の整象倍の周波数の信号を生成し、この信号に基づいてメモリ回路のデータ統出しや報込み等を制御することにより、チップ内部の入力保護回路のCR時定数等に関係なく、メモリ回路の高速動作を実現することができる。


4. 図面の簡単な説明


第1回は本発明の一実施例に係わる半導体類 後回路装置を示す機略機成図、第2図は同期発振






-560-







This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

	MAGE CUT OFF AT TOP, BOTTOM OR SIDES
₽ F	FADED TEXT OR DRAWING
 E	BLURRED OR ILLEGIBLE TEXT OR DRAWING
	SKEWED/SLANTED IMAGES
	COLOR OR BLACK AND WHITE PHOTOGRAPHS
	GRAY SCALE DOCUMENTS
1	LINES OR MARKS ON ORIGINAL DOCUMENT
☐ F	REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.